


Description

United Silicon Carbide's cascode products co-package its high-performance G3 SiC JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This series exhibits ultra-low gate charge, but also the best reverse recovery characteristics of any device of similar ratings. These devices are excellent for switching inductive loads, and any application requiring standard gate drive.



Part Number	Package	Marking
UF3SC065040B7S	D2PAK-7L	UF3SC065040B7S

Features

- Typical on-resistance $R_{DS(on),typ}$ of $42m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2

Typical Applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating

Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		650	V
Gate-source voltage	V_{GS}	DC	-25 to +25	V
Continuous drain current ¹	1	T _C =25°C	47	Α
Continuous drain current	I _D	T _C =100°C	34	А
Pulsed drain current ²	I _{DM}	T _C =25°C	125	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =3.19A	76	mJ
Power dissipation	P _{tot}	T _C =25°C	234	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Max. lead temperature for soldering, 1/8" from case for 5 seconds	TL		250	°C

- 1 Limited by T_{J,max}
- 2 Pulse width t_p limited by T_{J,max}
- 3 Starting $T_1 = 25^{\circ}C$



Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
Parameter	Syllibol	rest conditions	Min Typ Max nA 650 °C 0.7 150 10 2C, 0V 6 ±20 0A, 42 52 0A, 78			
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	650			V
Total drain leakage current	I _{DSS}	V_{DS} =650V, V_{GS} =0V, T_J =25°C		0.7	150	- μА
		V _{DS} =650V, V _{GS} =0V, T _J =175°C		10		
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _j =25°C, V _{GS} =-20V / +20V		6	± 20	μΑ
Drain-source on-resistance	D	V _{GS} =12V, I _D =40A, T _J =25°C		42	52	- mΩ
	R _{DS(on)}	V _{GS} =12V, I _D =40A, T _J =175°C		78		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_{D} =10mA	4	5	6	V
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω

Typical Performance - Reverse Diode

Darameter	Symbol	Test Conditions	Value			Units
Parameter	Symbol	Test Conditions	Min	Тур	Max	Ullits
Diode continuous forward current ¹	I _S	T _C =25°C			47	А
Diode pulse current ²	I _{S,pulse}	T _C =25°C			125	Α
Farmer decorates and	V _{FSD}	V _{GS} =0V, I _F =20A, T _J =25°C		1.5	1.75	V
Forward voltage		V _{GS} =0V, I _F =20A, T _J =175°C		1.8		
Reverse recovery charge	Q _{rr}	V_R =400V, I_F =40A, V_{GS} =-5V, R_{G_EXT} =20 Ω		138		nC
Reverse recovery time	t _{rr}	di/dt=1100A/μs, Τ _J =25°C		38		ns
Reverse recovery charge	Q _{rr}	V_R =400V, I_F =40A, V_{GS} =-5V, R_{G_EXT} =20 Ω		137		nC
Reverse recovery time	t _{rr}	di/dt=1100A/μs, Τ _J =150°C		38		ns



Typical Performance - Dynamic


Davamatav	symbol	Test Conditions	Value			Units
Parameter	Syllibol	rest conditions	Min	Тур	Max	Ullits
Input capacitance	C _{iss}	V _{DS} =100V,		1500		
Output capacitance	C _{oss}	V _{GS} =0V,		200		pF
Reverse transfer capacitance	C _{rss}	f=100kHz		2.2		
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 400V, V_{GS} =0V		146		pF
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 400V, V_{GS} =0V		325		pF
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		11.7		μJ
Total gate charge	Q_G	V 400V 1 45		43		nC
Gate-drain charge	Q_{GD}	V_{DS} =400V, I_{D} =40A, V_{GS} =-5V to 12V		11		
Gate-source charge	Q_{GS}	v _{GS} 3V tO 12V		19		
Turn-on delay time	t _{d(on)}	$V_{DS}\text{=}400\text{V}, I_{D}\text{=}40\text{A}, \text{Gate}$ $Driver\text{=}-5\text{V to } +12\text{V},$ $Turn\text{-}on R_{G,EXT}\text{=}8.5\Omega,$ $Turn\text{-}off R_{G,EXT}\text{=}20\Omega$ $Inductive Load,$ $FWD: same device with$ $V_{GS}\text{=}-5\text{V and } R_{G}\text{=}10\Omega$		TBD		ns - μ
Rise time	t _r			TBD		
Turn-off delay time	t _{d(off)}			TBD		
Fall time	t _f			TBD		
Turn-on energy	E _{ON}			TBD		
Turn-off energy	E _{OFF}			TBD		
Total switching energy	E _{TOTAL}	T _J =25°C		TBD		
Turn-on delay time	t _{d(on)}	V _{DS} =400V, I _D =40A, Gate		TBD		- ns
Rise time	t _r	Driver=-5V to +12V,		TBD		
Turn-off delay time	t _{d(off)}	Turn-on $R_{G,EXT}$ =8.5 Ω , Turn-off $R_{G,EXT}$ =20 Ω Inductive Load, FWD: same device with V_{GS} = -5V and R_{G} = 10 Ω		TBD		
Fall time	t _f			TBD		
Turn-on energy	E _{ON}			TBD		
Turn-off energy	E _{OFF}			TBD		μͿ
Total switching energy	E _{TOTAL}	T _J =150°C		TBD		

Thermal Characteristics

Parameter	symbol	Test Conditions	Value			Units
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.49	0.64	°C/W



Typical Performance Diagrams






Figure 1 Typical output characteristics at $T_{\perp} = -55^{\circ}\text{C}$, $tp < 250 \,\mu\text{ s}$




Figure 2 Typical output characteristics at $T_J = 25$ °C, $tp < 250 \mu s$




Figure 3 Typical output characteristics at $T_J = 175$ °C, $tp < 250 \mu s$

Figure 4 Normalized on-resistance vs. temperature at $V_{GS} = 12V$ and $I_D = 40A$






Figure 5 Typical drain-source on-resistance at $V_{GS} = 12V$




Figure 7 Threshold voltage vs. T_J at $V_{DS} = 5V$ and $I_D = 10mA$




Figure 6 Typical transfer characteristics at $V_{DS} = 5V$





Figure 8 Typical gate charge at $V_{DS} = 400V$ and $I_D = 40A$









Figure 9 3rd quadrant characteristics at $T_J = -55$ °C

Figure 10 3rd quadrant characteristics at $T_J = 25^{\circ}\text{C}$







Figure 11 3rd quadrant characteristics at $T_J = 175$ °C

Figure 12 Typical stored energy in C_{OSS} at $V_{GS} = 0V$







The state of the s

Figure 13 Typical capacitances at 100kHz and $V_{GS} = 0V$

Figure 14 DC drain current derating








Figure 16 Reverse recovery charge Qrr vs. junction temperture



Applications Information

SiC cascodes are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance (R_{DS(on)}), output capacitance (Coss), gate charge (Qg), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the cascode is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on cascode operation, see www.unitedsic.com.

Disclaimer

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.