
Datasheet



Description

United Silicon Carbide's cascode products co-package its highperformance G3 SiC JFETs with a cascode optimized MOSFET to produce the only standard gate drive SiC device in the market today. This series exhibits ultra-low gate charge, but also the best reverse recovery characteristics of any device of similar ratings. These devices are excellent for switching inductive loads, and any application requiring standard gate drive.



| Part Number | Package | Marking |
|---------------|----------|---------------|
| UF3C120150B7S | D2PAK-7L | UF3C120150B7S |

Features

- Typical on-resistance $R_{DS(on),typ}$ of $150m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2

Typical Applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating

Maximum Ratings

| Parameter | Symbol | Test Conditions | Value | Units |
|---|-----------------------------------|-----------------------------|------------|-------|
| Drain-source voltage | V _{DS} | | 1200 | V |
| Gate-source voltage | V _{GS} | DC | -25 to +25 | V |
| Continuous drain current ¹ | I _D | T _C =25°C | 18.4 | Α |
| Continuous drain current | | T _C =100°C | 13.8 | Α |
| Pulsed drain current ² | I _{DM} | T _C =25°C | 38 | Α |
| Single pulsed avalanche energy ³ | E _{AS} | L=15mH, I _{AS} =2A | 30 | mJ |
| Power dissipation | P _{tot} | T _C =25°C | 166.7 | W |
| Maximum junction temperature | T _{J,max} | | 175 | °C |
| Operating and storage temperature | T _J , T _{STG} | | -55 to 175 | °C |
| Max. lead temperature for soldering, 1/8" from case for 5 seconds | TL | | 250 | °C |

- Limited by T_{J,max} 1
- Pulse width t_p limited by T_{J,max} 2
- Starting T_J = 25°C



Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

| Dovometer | Symbol | Test Conditions | Value | | | 11 |
|--------------------------------|---------------------|--|-------|-----|------|--------------|
| Parameter | | | Min | Тур | Max | Units |
| Drain-source breakdown voltage | BV _{DS} | V _{GS} =0V, I _D =1mA | 1200 | | | V |
| Total drain leakage current | I _{DSS} | V _{DS} =1200V, V _{GS} =0V, T _J =25°C | | 0.4 | 50 | μΑ |
| | | V _{DS} =1200V, V _{GS} =0V, T _J =175°C | | 6 | | |
| Total gate leakage current | I _{GSS} | V _{DS} =0V, T _j =25°C, V _{GS} =-20V / +20V | | 6 | ± 20 | μΑ |
| Drain-source on-resistance | R _{DS(on)} | V _{GS} =12V, I _D =5A, T _J =25°C | | 150 | 180 | - m Ω |
| | | V _{GS} =12V, I _D =5A, T _J =175°C | | 330 | | |
| Gate threshold voltage | V _{G(th)} | V _{DS} =5V, I _D =10mA | 3.5 | 4.4 | 5.5 | V |
| Gate resistance | R_{G} | f=1MHz, open drain | | 4.6 | | Ω |

Typical Performance - Reverse Diode

| Parameter | Symbol | Test Conditions | Value | | | Units |
|---|----------------------|---|-------|------|------|--------|
| raianietei | Зуппоот | rest conditions | Min | Тур | Max | Offics |
| Diode continuous forward current ¹ | I _S | T _C =25°C | | | 18.4 | А |
| Diode pulse current ² | I _{S,pulse} | T _C =25°C | | | 38 | А |
| Forward voltage | V _{FSD} | V _{GS} =0V, I _F =5A, T _J =25°C | | 1.46 | 2 | V |
| | | V _{GS} =0V, I _F =5A, T _J =175°C | | 2 | | |
| Reverse recovery charge | Q _{rr} | V_R =800V, I_F =13A, V_{GS} =-5V, R_{G_EXT} =20 Ω | | 73 | | nC |
| Reverse recovery time | t _{rr} | di/dt=1400A/μs, T _J =25°C | | 20 | | ns |
| Reverse recovery charge | Q _{rr} | V_R =800V, I_F =13A, V_{GS} =-5V, R_{G_EXT} =20 Ω | | 70 | | nC |
| Reverse recovery time | t _{rr} | di/dt=1400A/μs, Τ _J =150°C | | 18 | | ns |



Typical Performance - Dynamic

| Parameter | symbol | Test Conditions | Value | | | Units |
|--|----------------------|---|-------|------|-----|-------|
| | | | Min | Тур | Max | Units |
| Input capacitance | C _{iss} | V _{DS} =100V, | | 731 | | |
| Output capacitance | C _{oss} | V _{GS} =0V, | | 56 | | pF |
| Reverse transfer capacitance | C _{rss} | f=100kHz | | 1 | | |
| Effective output capacitance, energy related | C _{oss(er)} | V_{DS} =0V to 800V, V_{GS} =0V | | 32 | | pF |
| Effective output capacitance, time related | C _{oss(tr)} | V _{DS} =0V to 800V, V _{GS} =0V | | 67 | | pF |
| C _{OSS} stored energy | E _{oss} | V _{DS} =800V, V _{GS} =0V | | 10.2 | | μͿ |
| Total gate charge | Q_{G} | ., | | 27.5 | | nC |
| Gate-drain charge | Q_{GD} | V _{DS} =800V, I _D =13A, | | 5 | | |
| Gate-source charge | Q_{GS} | V _{GS} =-5V to 15V | | 11 | | |
| Turn-on delay time | t _{d(on)} | $\begin{array}{c} V_{DS}\text{=}800\text{V, I}_{D}\text{=}13\text{A, Gate} \\ \text{Driver =-5V to +12V,} \\ \text{Turn-on R}_{G,\text{EXT}}\text{=}8.5\Omega, \end{array}$ | | 29 | | - ns |
| Rise time | t _r | | | 7 | | |
| Turn-off delay time | t _{d(off)} | | | 26 | | |
| Fall time | t _f | Turn-off $R_{G,EXT}$ =20 Ω | | 6 | | |
| Turn-on energy | E _{ON} | FWD: same device with | | 212 | | μ |
| Turn-off energy | E _{OFF} | $V_{GS} = -5V$, $R_G = 20\Omega$ | | 49 | | |
| Total switching energy | E _{TOTAL} | T _J =25°C | | 261 | | |
| Turn-on delay time | t _{d(on)} | V _{DS} =800V, I _D =13A, Gate | | 26 | | - ns |
| Rise time | t _r | Driver =-5V to +12V, Turn-on $R_{G,EXT}$ =8.5 Ω , Turn-off $R_{G,EXT}$ =20 Ω Inductive Load, | | 6 | | |
| Turn-off delay time | t _{d(off)} | | | 27 | | |
| Fall time | t _f | | | 6 | | |
| Turn-on energy | E _{ON} | FWD: same device with V_{GS} = -5V, R_{G} = 20 Ω | | 187 | | |
| Turn-off energy | E _{OFF} | | | 49 | | μJ |
| Total switching energy | E _{TOTAL} | T _J =150°C | | 236 | | |
| | | | | | | |

Thermal Characteristics

| Parameter | symbol | Test Conditions | Value | | | Units |
|--------------------------------------|-----------------|-----------------|-------|-----|-----|-------|
| | | | Min | Тур | Max | Onits |
| Thermal resistance, junction-to-case | $R_{\theta JC}$ | | | 0.7 | 0.9 | °C/W |



Applications Information

SiC cascodes are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance (R_{DS(on)}), output capacitance (Coss), gate charge (Qg), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC cascodes also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the cascode is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on cascode operation, see www.unitedsic.com.

Disclaimer

United Silicon Carbide, Inc. reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. United Silicon Carbide, Inc. assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

United Silicon Carbide, Inc. assumes no liability whatsoever relating to the choice, selection or use of the United Silicon Carbide, Inc. products and services described herein.